


# **MCP201**

# LIN Transceiver with Voltage Regulator


## **Features**

- Supports baud rates up to 20 Kbaud
- · 40V load dump protected
- Wide supply voltage, 6.0 18.0V, continuous
  - Maximum input voltage of 30V
- Extended Temperature Range: -40°C to +125°C
- Interface to standard USARTs
- Compatible with LIN Spec 1.3
- Local Interconnect Network (LIN) Line pin:
  - Internal pull-up resistor and diode
  - Protected against ground shorts (LIN pin to ground)
  - Protected against LIN pin loss of ground
  - High current drive, 40 mA ≤ IoL ≤ 200 mA
- · Automatic thermal shutdown
- · On-board Voltage Regulator:
  - Output voltage of 5V with ±5% tolerances over temperature range
  - Maximum output current of 50 mA
  - Able to drive an external series-pass transistor for increased current supply capability
  - Internal thermal overload protection
  - Internal short-circuit current limit
  - External components limited to filter capacitor only and load capacitor

# Package Types



# **Block Diagram**





NOTES:

## 1.0 DEVICE OVERVIEW

The MCP201 provides a physical interface between a microcontroller and a LIN half-duplex bus. It is intended for automotive and industrial applications with serial bus speeds up to 20 Kbaud.

The MCP201 provides a half-duplex, bidirectional communications interface between a microcontroller and the serial network bus. This device will translate the CMOS/TTL logic levels to LIN level logic, and vice versa.

The LIN specification 1.3 requires that the transceiver of all nodes in the system be connected via the LIN pin, referenced to ground and with a maximum external termination resistance of  $510\Omega$  from LIN bus to battery supply. The  $510\Omega$  corresponds to 1 Master and 16 Slave nodes.

The MCP201 provides a +5V 50 mA regulated power output. The regulator uses a LDO design, is short-circuit-protected and will turn the regulator output off if it falls below 3.5V. The MCP201 also includes thermal shutdown protection. The regulator has been specifically designed to operate in the automotive environment and will survive reverse battery connections, +40V load dump transients and double-battery jumps (see **Section 1.6 "Internal Voltage Regulator"**).

# 1.1 Optional External Protection

# 1.1.1 TRANSIENT VOLTAGE PROTECTION (LOAD DUMP)

An external 27V transient suppressor (TVS) diode, between VBAT and ground, with a  $50\Omega$  resistor in series with the battery supply and the VBAT pin serve to protect the device from power transients (see Figure 1-2) and ESD events. While this protection is optional, it should be considered as good engineering practice.

#### 1.1.2 REVERSE BATTERY PROTECTION

An external reverse-battery-blocking diode can be used to provide polarity protection (see Figure 1-2). This protection is optional, but should be considered as good engineering practice.

## 1.2 Internal Protection

#### 1.2.1 ESD PROTECTION

For component-level ESD ratings, please refer to the maximum operation specifications.

#### 1.2.2 GROUND LOSS PROTECTION

The LIN Bus specification states that the LIN pin must transition to the recessive state when ground is disconnected. Therefore, a loss of ground effectively forces the LIN line to a hi-impedance level.

## 1.2.3 THERMAL PROTECTION

The thermal protection circuit monitors the die temperature and is able to shut down the LIN transmitter and voltage regulator. Refer to Table 1-1 for details.

There are three causes for a thermal overload. A thermal shut down can be triggered by any one, or a combination of, the following thermal overload conditions.

- · Voltage regulator overload
- · LIN bus output overload
- Increase in die temperature due to increase in environment temperature

Driving the TXD and checking the RXD pin makes it possible to determine whether there is a bus contention (Rx = low, Tx = high) or a thermal overload condition (Rx = high, Tx = low).

Note: After recovering from a thermal, bus or voltage regulator overload condition, the device will be in the Ready1 mode. In order to go into Operational mode, CS/WAKE pin has to be toggled.

TABLE 1-1: SOURCES OF THERMAL OVERLOAD

TXD	RXD	Comments
L	Н	LIN transmitter shutdown, receiver and voltage regulator active, thermal overload condition.
Н	L	Regulator shutdown, receiver active, bus contention.

**Legend:** x = Don't care, L = Low, H = High

Note 1: LIN transceiver overload current on the LIN pin is 200 mA.

2: Voltage regulator overload current on voltage regulator greater than 50 mA.

## 1.3 Modes of Operation

For an overview of all operational modes, please refer to Table 1-2.

#### 1.3.1 POWER-DOWN MODE

In the Power-down mode, the transmitter and the voltage regulator are both off. Only the receiver section and the CS/WAKE pin wake-up circuits are in operation. This is the lowest power mode.

If any bus activity (e.g., a BREAK character) should occur during Power-down mode, the device will immediately enable the voltage regulator. Once the output has stabilized, the device will enter Ready mode.

The part will enter the operation mode, if the CS/WAKE pin should become active-high ('1').

#### 1.3.2 READY AND READY1 MODES

There are two states for the Ready mode. The only difference between these states is the transition during start-up. The state Ready1 mode ensures that the transition from Ready to Operation mode (once a rising edge of CS/WAKE) occurs without disrupting bus traffic.

Immediately upon entering either Ready1 or Ready mode, the voltage regulator will turn on and provide power. The transmitter portion of the circuit is off, with all other circuits (including the receiver) of the MCP201 being fully operational. The LIN pin is kept in a recessive state.

If a microcontroller is being driven by the voltage regulator output, it will go through a power-on reset and initialization sequence. All other circuits, other than the transmitter, are fully operational. The LIN pin is held in the recessive state.

The device will stay in Ready mode until the CS/WAKE pin transitions high ('1'). After CS/WAKE is active, the transmitter is enabled and the device enters Operation mode.

The device may only enter Power-down mode after going through the Operation mode step.

At power-on of the VBAT supply pin, the component is in either Ready or Ready1 mode, waiting for a CS/WAKE rising edge.


The MCP201 will stay in either mode for  $600~\mu s$  as the regulator powers its internal circuitry and waits until the CS/WAKE pin transitions high. During the  $600~\mu s$  delay, the MCP201 will not recognize a CS/WAKE event. The CS/WAKE transition from low to high should not occur until after this delay.

#### 1.3.3 OPERATION MODE

In this mode, all internal modules are operational.

The MCP201 will go into Power-down mode on the falling edge of CS/WAKE.

FIGURE 1-1: OPERATIONAL MODES STATE DIAGRAMS




**Note:** While the MCP201 is in shutdown, TXD should not be actively driven high. If TXD is driven high actively, it may power internal logic.

TABLE 1-2: OVERVIEW OF OPERATIONAL MODES

State	Transmitter	Voltage Regulator	Operation	Comments
POR	OFF	OFF	Read CS/WAKE. If low, then READY. If high, READY1 mode.	Sample FAULT/SLPS and select slope
Ready	OFF	ON	If CS/WAKE rising edge, then Operation mode.	Bus Off state
Ready1	OFF	ON	If CS/WAKE falling edge, then READY mode.	Bus Off state
Operation	ON	ON	If CS/WAKE falling edge, then Power down.	Normal Operation mode
Power-down	OFF	OFF	On LIN bus falling, go to READY mode. On CS/WAKE rising edge, go to Operational mode	Low-Power mode


# 1.4 Typical Applications

FIGURE 1-2: TYPICAL MCP201 APPLICATION



- **Note 1:** CG is the load capacitor should be ceramic or tantalum for extended temperatures, 5-22  $\mu$ F with ESR  $0.4\Omega$   $5\Omega$ .
  - 2: CF if the filter capacitor for the external voltage supply.
  - 3: This diode is only needed if CS/WAKE is connected to 12V supply.
  - 4: Transient suppressor diode. Vclamp L = 40V.
  - **5:** These components are for load dump protection.

FIGURE 1-3: TYPICAL LIN NETWORK CONFIGURATION



# 1.5 Pin Descriptions

TABLE 1-3: MCP201 PINOUT OVERVIEW

Devices	Bond Pad	Function
8-Pin PDIP/ SOIC/DFN	Name	Normal Operation
1	RXD	Receive Data Output (CMOS output)
2	CS/WAKE	Chip Select (TTL-HV input)
3	VREG	Power Output
4	TXD	Transmit Data Input (TTL)
5	Vss	Ground
6	LIN	LIN bus (bidirectional-HV)
7	VBAT	Battery
8	FAULT/SLPS	Fault Detect Output, Slope Select Input

**Legend:** TTL = TTL input buffer, HV = High Voltage (VBAT)

# 1.5.1 RECEIVE DATA OUTPUT (RXD)

The Receive Data Output pin is a standard CMOS output and follows the state of the LIN pin.

The LIN receiver monitors the state of the LIN pin and generates the output signal RXD.

#### 1.5.2 CS/WAKE

Chip Select Input pin. This pin controls whether the part goes into READY1 or READY mode at power-up. The internal pull-down resistor will keep the CS/WAKE pin low. This is done to ensure that no disruptive data will be present on the bus while the microcontroller is executing a Power-on Reset and I/O initialization sequence. The pin must see a low-to-high transition to activate the transmitter.

After CS/WAKE transitions to '1', the transmitter is enabled. If CS/WAKE = '0', the device is in Ready1 mode on power-up or in Low-Power mode. In Low-Power mode, the voltage regulator is shut down, the transmitter driver is disabled and the receiver logic is enabled.

An external switch (see Figure 1-2) can then wake up both the transceiver and the microcontroller. An external-blocking diode and current-limiting resistor are necessary to protect the microcontroller I/O pin.

Note: On POR, the MCP201 enters Ready or Ready1 mode (see Figure 1-1). In order to enter Operational mode, the MCP201 has to see one rising edge on CS/WAKE 600 µs after the voltage regulator reaches 5V.

#### 1.5.3 POWER OUTPUT (VREG)

Positive Supply Voltage Regulator Output pin.

#### 1.5.4 TRANSMIT DATA INPUT (TXD)

The Transmit Data Input pin has an internal pull-up to VREG. The LIN pin is low (dominant) when TXD is low, and high (recessive) when TXD is high.

In case the thermal protection detects an over-temperature condition while the signal TXD is low, the transmitter is shutdown. The recovery from the thermal shutdown is equal to adequate cooling time.

#### 1.5.5 GROUND (Vss)

Ground pin.

#### 1.5.6 LIN

The bidirectional LIN bus Interface pin is the driver unit for the LIN pin and is controlled by the signal TXD. LIN has an open collector output with a current limitation. To reduce EMI, the edges during the signal changes are slope-controlled.

# 1.5.7 BATTERY (VBAT)

Battery Positive Supply Voltage pin. This pin is also the input for the internal voltage regulator.

### 1.5.8 FAULT/SLPS

FAULT Detect Output, Slope Select Input.

This pin is usually in Output mode. Its state is defined as shown in Table 1-5.

The state of this pin is internally sampled during poweron of VBAT. Once VBAT has reached a stable level, (approximately 6 VDC) and VREG is stable at 4.75-5.25 VDC, the state of this pin selects which slew rate profile to apply to the LIN output. It is only during this time that the pin is used as an input (the output driver is off during this time). The slope will stay selected until the next VBAT power-off/power-on sequence, regardless of any power-down, wake-up or SLEEP events. Only a VBAT rising state will cause a sampling of the FAULT/SLPS pin. The Slope selection will be made irrespective of the state of any other pin.

The FAULT/SLPS pin is connected to either VREG or VSS through a resistor (approximately 100 k $\Omega$ ) to make the slope selection. This large resistance allows the FAULT indication function to overdrive the resistor in normal operation mode.

If the  $\overline{\text{FAULT}}/\text{SLPS}$  is high ('1'), the normal slope shaping is selected (dv/dt = 2 V/ $\mu$ s). If  $\overline{\text{FAULT}}/\text{SLPS}$  is low ('0') during this time, the alternate slope-shaping is selected (dv/dt = 4 V/ $\mu$ s). This mode can be used if a user desires to run at a faster slope. This mode is not LIN compliant.

TABLE 1-4: FAULT / SLPS SLOPE SELECTION DURING POR

FAULT/SLPS	Slope Shaping
Н	Normal
L	Alternate <sup>(1)</sup>

**Note 1:** This mode does not conform to LIN bus specification Version 1.3, but might be used for K-line applications.

Note:	This pin is '0' whenever the internal circuits
	have detected a short or thermal excursion
	and have disabled the LIN output driver.

Note:	Every time TX is toggled, a Fault condition
	will occur for the length of time, depending
	on the bus load. The Fault time is equal to
	the propagation delay.

TABLE 1-5: FAULT / SLPS TRUTH TABLE

TXD In	RXD Out	LIN Bus I/O	Thermal Override	FAULT / SLPS Out	Comments
L	Н	VBAT	OFF	L	Bus shorted to battery
Н	Н	VBAT	OFF	Н	Bus recessive
L	L	GND	OFF	Н	Bus dominant
Н	L	GND	OFF	L	Bus shorted to ground
Х	Х	VBAT	ON	L	Thermal excursion

**Legend:** x = don't care

# 1.6 Internal Voltage Regulator

The MCP201 has a low drop-out voltage, positive regulator capable of supplying 5.00 VDC ±5% at up to 50 mA of load current over the entire operating temperature range. With a load current of 50 mA, the minimum input-to-output voltage differential required for the output to remain in regulation is typically +0.5V (+1V maximum over the full operating temperature range). Quiescent current is less than 1.0 mA, with a full 50 mA load current, when the input-to-output voltage differential is greater than +2V.

The regulator requires an external output bypass capacitor for stability. The capacitor should be either ceramic or tantalum for stable operation over the extended temperature range. The compensation capacitor should range from 10  $\mu f - 22~\mu f$  and have a ESR or CSR of  $0.4\Omega - 5.0\Omega$ .

Designed for automotive applications, the regulator will protect itself from reverse battery connections, double-battery jumps and up to +40V load dump transients. The voltage regulator has both short-circuit and thermal shutdown protection built-in.

Regarding the correlation between VBAT, VREG and IDD, please refer to Figure 1-4 through 1-6. When the input voltage (VBAT) drops below the differential needed to provide stable regulation, the output VREG will track the input down to approximately 3.5V, at which point the regulator will turn off. This will allow microcontrollers with internal POR circuits to generate a clean arming of the Power-on Reset trip point. The MCP201 will then monitor VBAT and turn on the regulator when VBAT is 6.0V. The device will come up in either READY1 or READY mode and will have to be transitioned to Operational mode to re-enable data transmission.

In the start phase, VBAT must be at least 6.0V (Figure 1-4) to initiate operation during power-up. In Power-down mode, the VBAT monitor will be turned off.

The regulator has a thermal shutdown. If the thermal protection circuit detects an overtemperature condition caused by an overcurrent condition (Figure 1-6) of the regulator, it will shut down.

The regulator has an overload current limiting. During a short-circuit, VREG is monitored. If VREG is lower than 3.5V, the regulator will turn off. After a thermal recovery time, the VREG will be checked again. If there is no short-circuit (VREG > 3.5V), the regulator will be switched back on. The MCP201 will come up in either READY1 or READY mode and will have to be transitioned to Operational mode to re-enable data transmission.

The accuracy of the voltage regulator, when using a pass transistor, will degrade due to the extra external components needed. All performance characteristics should be evaluated on every design.







FIGURE 1-5: VOLTAGE REGULATOR OUTPUT ON POWER DIP




Note 1: Voltage regulator on.

2: VREG  $\leq$  5.5V, regulator tracks VBAT until VREG < 3.5V.

**3:** VREG < 3.5V, regulator is off.

**4:** VREG > 4.0V, voltage regulator tracks VDD, when VREG > 4.0V.



# 1.7 ICSP™ Considerations

The following should be considered when the MCP201 is connected to pins supporting in-circuit programming:

- Power used for programming the microcontroller should be supplied from the programmer, not from the MCP201
- The MCP201 should be left unpowered
- The voltage on VREG should not exceed the maximum output voltage of VREG
- The TXD pin should not be brought high during programming



NOTES:

# 2.0 ELECTRICAL CHARACTERISTICS

# 2.1 Absolute Maximum Ratings†

VIN DC Voltage on Logic pins except CS/WAKE	0.3 to VREG+0.3V
VIN DC Voltage on CS/WAKE	0.3 to VBAT+0.3V
VBAT Battery Voltage, non-operating (LIN bus recessive, no regulator load, t < 60s)	0.3 to +40V
VBAT Battery Voltage, transient (Note 1)	0.3 to +40V
VBAT Battery Voltage, continuous	0.3 to +30V
VLBUS Bus Voltage, continuous	18 to +30V
VLBUS Bus Voltage, transient (Note 1)	27 to +40V
ILBUS Bus Short Circuit Current Limit	200 mA
ESD protection on LIN, VBAT (Human Body Model) (Note 2)	>4 kV
ESD protection on all other pins (Human Body Model) (Note 2)	>2 kV
Maximum Junction Temperature	150°C
Storage Temperature	-55 to +150°C

Note 1: ISO 7637/1 load dump compliant (t < 500 ms).

2: According to JESD22-A114-B.

**† NOTICE**: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

# 2.2 DC Specifications

DC Specifications		Electrical Characteristics: Unless otherwise indicated, all limits are specified for: VBAT = 6.0V to 18.0V TAMB = -40°C to +125°C CLOADREG = 10 μF						
Sym.	Parameter	Min.	Тур.	Max.	Units	Conditions		
IBATQ	Power  VBAT Quiescent Operating Current (voltage regulator without load and transceiver)	_	0.45	1.0	mA	IVREG = 0 mA, LIN bus pin recessive, (Note 3)		
IBAT	VBAT Power-down Current transceiver only	_	23	50	μΑ	CS/WAKE = High, voltage regulator disabled		
IDDQ	VREG Quiescent Operating Current	_	500	_	μΑ	(Note 2)		
IVREG	VREG maximum output current	_	_	50	mA	(Note 4)		
	Microcontroller Interface							
VIH	High-level Input Voltage (TXD, FAULT/SLPS)	2.0	_	VREG + 0.3	V			
VIL	Low-level Input Voltage (TXD, FAULT/SLPS)	-0.3	_	0.15 x VREG	V			
IIHTXD	High-level Output Current (TXD)	-90	_	+30	μΑ	Input voltage = 4V		
IILTXD	Low-level Output Current (TXD)	-150	_	-10	μΑ	Input voltage = 1V (though > 50 kΩ internal pull-up)		
VIHCS/ WAKE	High-level Input Voltage (CS/WAKE)	3.0	_	VBAT	V	Through an external current-limiting resistor (10 kΩ)		
VILCS/ WAKE	Low-level Input Voltage (CS/WAKE)	-0.3	_	1.0	V			
IIHCS/ WAKE	High-level Input Current (CS/WAKE)	-10	_	+80	μΑ	Input voltage = 4V (though >100 kΩ internal pull-down)		
IILCS/ WAKE	Low-level Input Current (CS/WAKE)	5	_	30	μΑ	Input voltage = 1V		
VOHRXD	High-level Output Voltage (RXD)	0.8 Vreg	_	_		IOH = -4 mA		
Volrxd	Low-level Output Voltage (RXD)	_	_	0.2 VREG		IOL = 4 mA		
	Bus Interface							
VIHLBUS	High-level Input Voltage (LBUS)	0.6 VBAT	_	18	V	Recessive state		
VILLBUS	Low-level Input Voltage (LBUS)	-8	_	0.4 VBAT	V	Dominant state		
VHYS	Input Hysteresis	0.05 VBAT	_	0.1 VBAT	V	VIH - VIL		

- **Note 1:** Internal current limited. 2.0 ms maximum recovery time (RLBUS =  $0\Omega$ , TX = 0.4 VREG, VLBUS = VBAT).
  - 2: For design guidance only, not tested.
  - **3:** This current is at the VBAT pin.
  - 4: The maximum power dissipation is a function of TJMAX, ΘJA and ambient temperature TA. The maximum allowable power dissipation at an ambient temperature is PD = (TJMAX TA)ΘJA. If this dissipation is exceeded, the die temperature will rise above 150°C and the MCP201 will go into thermal shutdown.

# 2.2 DC Specifications (Continued)

DC Specifications		Electrical Characteristics: Unless otherwise indicated, all limits are specified for: VBAT = $6.0V$ to $18.0V$ TAMB = $-40^{\circ}C$ to $+125^{\circ}C$ CLOADREG = $10~\mu F$					
Sym.	Parameter	Min.	Тур.	Max.	Units	Conditions	
lol	Low-level Output Current (LBUS)	40		200	mA	Output voltage = 0.1 VBAT, VBAT = 12V	
lo	High-level Output Current (LBUS)	-20	_	20	μΑ	VBUS ≥ VBAT, VLBUS < 40V	
lΡ	Pull-up Current on Input (LBUS)	-180	_	-60	μΑ	Approx. 30 k $\Omega$ internal pull-up @ VIH = 0.7 VBAT	
Isc	Short-circuit Current-Limit	50	_	200	mA	(Note 1)	
Vон	High-level Output Voltage (LBUS)	0.8 VBAT	_	_	V		
Vol	Low-level Output Voltage (LBUS)	_	_	0.2 VBAT	V		

**Note 1:** Internal current limited. 2.0 ms maximum recovery time (RLBUS =  $0\Omega$ , TX = 0.4 VREG, VLBUS = VBAT).

- **2:** For design guidance only, not tested.
- **3:** This current is at the VBAT pin.
- **4:** The maximum power dissipation is a function of TJMAX,  $\Theta$ JA and ambient temperature TA. The maximum allowable power dissipation at an ambient temperature is PD = (TJMAX TA) $\Theta$ JA. If this dissipation is exceeded, the die temperature will rise above 150°C and the MCP201 will go into thermal shutdown.

# 2.2 DC Specifications (Continued)

DC Specifications		Electrical Characteristics: Unless otherwise indicated, all limits are specified for: VBAT = 6.0V to 18.0V TAMB = -40°C to +125°C CLOADREG = 10 µF					
Sym.	Parameter	Min.	Тур.	Max.	Units	Conditions	
	Voltage Regulator						
VREG	Output Voltage	4.75	_	5.25	V	0 mA > IOUT > 50 mA, 7.0V < VBAT < 18V	
VREG1	Output Voltage	4.4	_	5.25	V	0 mA > IOUT > 50 mA, 6.0V < VBAT < 7.0V	
$\Delta V$ REG1	Line Regulation	_	10	50	mV	IOUT = 1 mA, 7.0V < VBAT < 18V	
∆VREG2	Load Regulation	_	10	50	mV	5 mA < IOUT < 50 mA, VBAT = Constant	
VN	Output Noise Voltage	_	_	400	μVRMS	1 VRMS @ 10 Hz - 100 kHz	
VsD	Shutdown Voltage (monitoring VREG)	3.5	_	4.0	V	See Figure 1-4	
Von	Input Voltage to Turn On Output (monitoring VBAT)	5.5	_	6.0	V		

**Note 1:** Internal current limited. 2.0 ms maximum recovery time (RLBUS =  $0\Omega$ , TX = 0.4 VREG, VLBUS = VBAT).

<sup>2:</sup> For design guidance only, not tested.

**<sup>3:</sup>** This current is at the VBAT pin.

<sup>4:</sup> The maximum power dissipation is a function of TJMAX, ΘJA and ambient temperature TA. The maximum allowable power dissipation at an ambient temperature is PD = (TJMAX - TA)ΘJA. If this dissipation is exceeded, the die temperature will rise above 150°C and the MCP201 will go into thermal shutdown.

# 2.3 AC Specifications

AC Specifications		Electrical Characteristics: Unless otherwise indicated, all limits are specified for: VBAT = 6.0V to 18.0V TAMB = -40°C to +125°C							
Symbol	Parameter	Min	Typical	Max	Units	Conditions			
	Bus Interface								
dV/dt	Slope Rising and Falling Edges	1.0	2.0	3.0	V/µs	(40% to 60%), No Load			
dV/dt	Slope Rising and Falling edges ALTERNATE	2.0	4.0	6.0	V/µs	(Note 1), No Load			
t <sub>TRANSPD</sub>	Propagation Delay of Transmitter	_	_	6.0	μS	t <sub>RECPD</sub> = max			
t <sub>RECPD</sub>	Propagation Delay of Receiver	_	_	6.0	μS	(t <sub>RECPDR</sub> or t <sub>RECPDF</sub> )			
<sup>t</sup> RECSYM	Symmetry of Propagation Delay of Receiver Rising Edge with Respect to Falling Edge	-2.0	_	2.0	μS	t <sub>RECSYM</sub> = max			
t <sub>TRANSSYM</sub>	Symmetry of Propagation Delay of Transmitter Rising Edge with Respect to Falling Edge	-2.0	_	2.0	μS	t <sub>TRANSSYM</sub> = max (t <sub>TRANSPDF</sub> - t <sub>RANSPDR</sub> )			
	Voltage Regulator					•			
t <sub>BACTVE</sub>	Bus Activity to Voltage Regulator Enabled	10	_	40	μS	Bus debounce time			
$t_{VEVR}$	Voltage Regulator Enabled to Ready	_	50	200	μS	(Note 2)			
$t_{VREGPO}R$	Voltage Regulator Enabled to Ready after POR	_	_	2.5	ms	(Note 2) CLOAD = 25 nF			
t <sub>CSOR</sub>	Chip Select to Operation Ready	0	50	200	μS	(Note 2)			
t <sub>CSPD</sub>	Chip Select to Power-down	0	_	40	μS	(Note 2) No CLOAD			
t <sub>SHUTDOWN</sub>	Short-Circuit to Shutdown	_	450	_	μS	Characterized but not tested			
tscrec	Short-Circuit Recovery Time		3.0	_	ms	Characterized but not tested			

**Note 1:** The mode does not conform to LIN Bus specification version 1.3.

# TABLE 2-1: MCP201 THERMAL SPECIFICATIONS

Sym	Parameter	Min	Typical	Max	Units	Test Conditions
θ <sub>RECOVERY</sub>	Recovery Temperature (junction temperature)	_	+135	_	°C	Characterized but not tested
θ <sub>SHUTDOWN</sub>	Shutdown Temperature (junction temperature)	_	+155		°C	Characterized but not tested
t <sub>THERM</sub>	Thermal Recovery Time (after Fault condition removed)	_	5.0	_	ms	Characterized but not tested

<sup>2:</sup> Time depends on external capacitance and load.

# 2.4 Timing Diagrams and Specifications

FIGURE 2-1: BUS TIMING DIAGRAM




FIGURE 2-2: REGULATOR TIMING DIAGRAM ON CS/WAKE SIGNAL






FIGURE 2-3: REGULATOR TIMING DIAGRAM ON BUS ACTIVITY








# 3.0 CHARACTERIZATION GRAPHS








FIGURE 3-2: REGULATOR VOLTAGE (V) VS. REGULATOR CURRENT




FIGURE 3-3: REGULATOR CHANGE (V) VS. LINE VOLTAGE CHANGE





FIGURE 3-4: LOAD REGULATION REGULATOR CHANGE VS. REGULATOR LOAD CHANGE









FIGURE 3-7: BUS ACTIVE VS. VBAT






FIGURE 3-8: **VOLTAGE REGULATOR ACTIVE TIME VS. VBAT** 

FIGURE 3-9: CHIP SELECT TO OPERATION READY




FIGURE 3-10: CHIP SELECT TO POWER DOWN





FIGURE 3-11: PROPAGATION DELAY OF TRANSMITTER



trecpd (µs) Falling Edge Normal vs. VBAT(V) 3.3 trecpd (µs) Falling Edge Normal -40(C) 3.1 trecpd (µs) Falling Edge Normal 25(C) trecpd (µs) Falling Edge Normal 125(C) 2.9 trecpd (µs) Falling Edge Normal 2.7 dap/jx 3/6/03 30 parts Y1004 B2 2.5

**FIGURE 3-12:** PROPAGATION DELAY OF RECEIVER

2.3

2.1

1.9

1.7

1.5 4

6

8

10

12

VBAT(v)

14

16

18

20



NOTES:

# 4.0 PACKAGING INFORMATION

# 4.1 Package Marking Information


8-Lead DFN-S



8-Lead PDIP (300 mil)



8-Lead SOIC (150 mil)




Example:



Example:



Example:



Legend: XX...X Customer specific information\*

YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')


NNN Alphanumeric traceability code

**Note**: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line thus limiting the number of available characters

for customer specific information.

\* Standard device marking consists of Microchip part number, year code, week code, and traceability code (facility code, mask rev#, and assembly code). For device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office.

# 8-Lead Plastic Dual Flat No Lead Package (MF) 6x5 mm Body (DFN-S)




	Units	Units INCHES			MILLIMETERS*			
Dimens	sion Limits	MIN	NOM	MAX	MIN	NOM	MAX	
Number of Pins	n		8			8		
Pitch	р		.050 BSC			1.27 BSC		
Overall Height	А		.033	.039		0.85	1.00	
Molded Package Thickness	A2		.026	.031		0.65	0.80	
Standoff	A1	.000	.0004	.002	0.00	0.01	0.05	
Base Thickness	А3	.008 REF. 0.20 REF.						
Overall Length	E	.194 BSC			4.92 BSC			
Molded Package Length	E1		.184 BSC			4.67 BSC		
Exposed Pad Length	E2	.152	.158	.163	3.85	4.00	4.15	
Overall Width	D		.236 BSC		-	5.99 BSC		
Molded Package Width	D1		.226 BSC			5.74 BSC		
Exposed Pad Width	D2	.085	.091	.097	2.16	2.31	2.46	
Lead Width	В	.014	.016	.019	0.35	0.40	0.47	
Lead Length	L	.020	.024	.030	0.50	0.60	0.75	
Tie Bar Width	R		.014			.356		
Mold Draft Angle Top	α			12°			12°	

<sup>\*</sup>Controlling Parameter

Notes:
Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.
JEDEC equivalent: pending

Drawing No. C04-113

# 8-Lead Plastic Dual In-line (P) - 300 mil (PDIP)




	Units	nits INCHES*			MILLIMETERS		
Dimensi	ion Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		8			8	
Pitch	р		.100			2.54	
Top to Seating Plane	Α	.140	.155	.170	3.56	3.94	4.32
Molded Package Thickness	A2	.115	.130	.145	2.92	3.30	3.68
Base to Seating Plane	A1	.015			0.38		
Shoulder to Shoulder Width	Е	.300	.313	.325	7.62	7.94	8.26
Molded Package Width	E1	.240	.250	.260	6.10	6.35	6.60
Overall Length	D	.360	.373	.385	9.14	9.46	9.78
Tip to Seating Plane	L	.125	.130	.135	3.18	3.30	3.43
Lead Thickness	С	.008	.012	.015	0.20	0.29	0.38
Upper Lead Width	B1	.045	.058	.070	1.14	1.46	1.78
Lower Lead Width	В	.014	.018	.022	0.36	0.46	0.56
Overall Row Spacing	§ eB	.310	.370	.430	7.87	9.40	10.92
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15

Notes:
Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MS-001
Drawing No. C04-018

<sup>\*</sup> Controlling Parameter § Significant Characteristic

# 8-Lead Plastic Small Outline (SN) - Narrow, 150 mil (SOIC)



	Units	INCHES*		MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		8			8	
Pitch	р		.050			1.27	
Overall Height	Α	.053	.061	.069	1.35	1.55	1.75
Molded Package Thickness	A2	.052	.056	.061	1.32	1.42	1.55
Standoff §	A1	.004	.007	.010	0.10	0.18	0.25
Overall Width	Е	.228	.237	.244	5.79	6.02	6.20
Molded Package Width	E1	.146	.154	.157	3.71	3.91	3.99
Overall Length	D	.189	.193	.197	4.80	4.90	5.00
Chamfer Distance	h	.010	.015	.020	0.25	0.38	0.51
Foot Length	Г	.019	.025	.030	0.48	0.62	0.76
Foot Angle	ф	0	4	8	0	4	8
Lead Thickness	С	.008	.009	.010	0.20	0.23	0.25
Lead Width	В	.013	.017	.020	0.33	0.42	0.51
Mold Draft Angle Top	α	0	12	15	0	12	15
Mold Draft Angle Bottom	β	0	12	15	0	12	15

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed

.010" (0.254mm) per side.
JEDEC Equivalent: MS-012
Drawing No. C04-057

<sup>\*</sup> Controlling Parameter § Significant Characteristic

# PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	<u> </u>	Exa	Examples:				
Device 7	  Temperature Package	a)	MCP201-E/SN:	Extended Temperature, SOIC package.			
	Range		MCP201-E/P:	Extended Temperature, PDIP package.			
Device:	MCP201: LIN Transceiver with Voltage Regulator MCP201T: LIN Transceiver with Voltage Regulator (Tape and Reel)	c)	MCP201-I/SN:	Industrial Temperature, SOIC package.			
	, ,	d)	MCP201-I/P:	Industrial Temperature, PDIP package.			
Temperature Range:	I = -40°C to +85°C E = -40°C to +125°C	e)	MCP201T-I/SN:	Tape and Reel, Industrial Temperature, SOIC package.			
Package:	MF = Dual Flatpack, No-Lead (6x5 mm Body), 8-lead P = Plastic DIP (300 mil Body), 8-lead SN = Plastic SOIC, (150 mil Body), 8-lead	f)	MCP201T-E/SN:	Tape and Reel, Extended Temperature, SOIC package.			
		g)	MCP201-E/MF:	Extended Temperature, DFN package.			
		h)	MCP201T-E/MF:	Tape and Reel, Extended Temperature, DFN package.			

# **Sales and Support**

## **Data Sheets**

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

- 1. Your local Microchip sales office
- 2. The Microchip Corporate Literature Center U.S. FAX: (480) 792-7277
- 3. The Microchip Worldwide Site (www.microchip.com)

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

## **Customer Notification System**

Register on our web site (www.microchip.com/cn) to receive the most current information on our products.

# **MCP201**

NOTES:

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the
  intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

#### **Trademarks**

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, microID, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, PowerSmart, rfPIC, and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AmpLab, FilterLab, MXDEV, MXLAB, PICMASTER, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, rfLAB, rfPICDEM, Select Mode, Smart Serial, SmartTel and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$  is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2004, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

QUALITY MANAGEMENT SYSTEM
CERTIFIED BY DNV

ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona and Mountain View, California in October 2003. The Company's quality system processes and procedures are for its PICmicro® 8-bit MCUs, KEELoo® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



# WORLDWIDE SALES AND SERVICE

#### **AMERICAS**

**Corporate Office** 

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277

Technical Support: 480-792-7627 Web Address: www.microchip.com

Atlanta

3780 Mansell Road, Suite 130 Alpharetta, GA 30022 Tel: 770-640-0034 Fax: 770-640-0307

**Boston** 

2 Lan Drive, Suite 120 Westford, MA 01886 Tel: 978-692-3848 Fax: 978-692-3821

Chicago

333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

**Dallas** 

16200 Addison Road, Suite 255 Addison Plaza Addison, TX 75001 Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Tri-Atria Office Building 32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260

Kokomo

2767 S. Albright Road Kokomo, IN 46902 Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles

25950 Acero St., Suite 200 Mission Viejo, CA 92691 Tel: 949-462-9523 Fax: 949-462-9608

San Jose

1300 Terra Bella Avenue Mountain View, CA 94043 Tel: 650-215-1444 Fax: 650-961-0286

Toronto

6285 Northam Drive, Suite 108 Mississauga, Ontario L4V 1X5, Canada Tel: 905-673-0699 Fax: 905-673-6509

#### ASIA/PACIFIC

Australia

Microchip Technology Australia Pty Ltd Unit 32 41 Rawson Street Epping 2121, NSW Sydney, Australia Tel: 61-2-9868-6733 Fax: 61-2-9868-6755 China - Beijing

Unit 706B Wan Tai Bei Hai Bldg. No. 6 Chaoyangmen Bei Str. Beijing, 100027, China Tel: 86-10-85282100 Fax: 86-10-85282104

China - Chengdu

Rm. 2401-2402, 24th Floor, Ming Xing Financial Tower No. 88 TIDU Street Chengdu 610016, China Tel: 86-28-86766200 Fax: 86-28-86766599

China - Fuzhou

Unit 28F, World Trade Plaza No. 71 Wusi Road Fuzhou 350001, China Tel: 86-591-7503506 Fax: 86-591-7503521

China - Hong Kong SAR

Unit 901-6, Tower 2, Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

China - Shanghai

Room 701, Bldg. B Far East International Plaza No. 317 Xian Xia Road Shanghai, 200051 Tel: 86-21-6275-5700 Fax: 86-21-6275-5060

China - Shenzhen

Rm. 1812, 18/F, Building A, United Plaza No. 5022 Binhe Road, Futian District Shenzhen 518033, China

Tel: 86-755-82901380 Fax: 86-755-8295-1393

China - Shunde

Room 401, Hongjian Building, No. 2 Fengxiangnan Road, Ronggui Town, Shunde District, Foshan City, Guangdong 528303, China Tel: 86-757-28395507 Fax: 86-757-28395571

China - Qingdao

Rm. B505A, Fullhope Plaza, No. 12 Hong Kong Central Rd. Qingdao 266071, China

Tel: 86-532-5027355 Fax: 86-532-5027205

India

Divyasree Chambers 1 Floor, Wing A (A3/A4) No. 11, O'Shaugnessey Road Bangalore, 560 025, India Tel: 91-80-22290061 Fax: 91-80-22290062

Japan

Yusen Shin Yokohama Building 10F 3-17-2, Shin Yokohama, Kohoku-ku, Yokohama, Kanagawa, 222-0033, Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea

168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea 135-882 Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934 Singapore

200 Middle Road #07-02 Prime Centre Singapore, 188980

Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan

Kaohsiung Branch 30F - 1 No. 8 Min Chuan 2nd Road Kaohsiung 806, Taiwan Tel: 886-7-536-4816 Fax: 886-7-536-4817

Taiwan

Taiwan Branch 11F-3, No. 207 Tung Hua North Road Taipei, 105, Taiwan

Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

Taiwan

Taiwan Branch 13F-3, No. 295, Sec. 2, Kung Fu Road Hsinchu City 300, Taiwan Tel: 886-3-572-9526 Fax: 886-3-572-6459

#### **EUROPE**

Austria

Durisolstrasse 2 A-4600 Wels Austria

Tel: 43-7242-2244-399

Fax: 43-7242-2244-393

**Denmark** Regus Business Centre

Lautrup hoj 1-3 Ballerup DK-2750 Denmark

Tel: 45-4420-9895 Fax: 45-4420-9910

**France** 

Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu

Batiment A - ler Etage 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany

Steinheilstrasse 10 D-85737 Ismaning, Germany Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy

Via Salvatore Quasimodo, 12 20025 Legnano (MI) Milan, Italy Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands

Waegenburghtplein 4 NL-5152 JR, Drunen, Netherlands Tel: 31-416-690399

Fax: 31-416-690340 United Kingdom

505 Eskdale Road Winnersh Triangle Wokingham

Berkshire, England RG41 5TU Tel: 44-118-921-5869 Fax: 44-118-921-5820

07/12/04